5







36

DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY AND METHODS OF FABRICATION AND USE

Abstract of the Disclosure

A floating gate transistor has a reduced barrier energy at an interface with an adjacent gate insulator, allowing faster charge transfer across the gate insulator at lower voltages. Data is stored as charge on the floating gate. The data charge retention time on the floating gate is reduced. The data stored on the floating gate is dynamically refreshed. The floating gate transistor provides a dense and planar dynamic electrically alterable and programmable read only memory (DEAPROM) cell adapted for uses such as for a dynamic random access memory (DRAM) or a dynamically refreshed flash EEPROM memory. The floating gate transistor provides a high gain memory cell and low voltage operation.

"Express Mail"	nailing tabel number: <u>EM03/3/4260</u> US
Date of Deposit	July 29, 1997
I hereby certify that	this paper or fee is being deposited with the
United States Posta	Il Service "Express Mail Post Office to Addressee" FR 1.10 on the date indicated above and is
addressed to the As	sistant Commissioner for Patents.
Washington, D.C. 2	Matthew Hollister
Printed Name	IVISHUEW HOLLISTER
Ciamatura	Mata

۱ ...